

FIG. 1




FIG. 2




FIG. 3




FIG. 4






FIG. 5



130



FIG. 7








FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13






FIG. 14



Pixel signal amplification 80b



FIG. 16





$$\frac{240}{\quad}$$


250

FIG. 18





FIG. 19



**FIG. 20**

The diagram illustrates a pixel circuit 10, a noise cancellation unit 40, and a signal output unit 50. The pixel circuit 10 includes a photodiode PD, a source follower transistor Q11, a reset transistor Q12, a floating diffusion node FD, a select transistor Q13, and a load transistor Q14. The noise cancellation unit 40 consists of a common source transistor Q31, a tail current source NCCH, a tail current source NCCL, and a tail current source NCDC. The signal output unit 50 includes a source follower transistor Q51, a tail current source RS, a tail current source RSD, and an output amplifier AMP. The circuit is divided into three main sections: Pixel unit (10), Noise cancellation unit (40), and Signal output unit (50). The pixel unit 10 is connected to the noise cancellation unit 40, which is in turn connected to the signal output unit 50. The signal output unit 50 is connected to the output VOUT. The circuit is powered by VDD and RESET. The output VOUT is connected to the output amplifier AMP. The circuit is divided into three main sections: Pixel unit (10), Noise cancellation unit (40), and Signal output unit (50). The pixel unit 10 is connected to the noise cancellation unit 40, which is in turn connected to the signal output unit 50. The signal output unit 50 is connected to the output VOUT. The circuit is powered by VDD and RESET. The output VOUT is connected to the output amplifier AMP.

FIG. 21

